engineering sample samples qualification cpu processor prozessor information mhz pictures core frequency chip packaging info ic x86 museum collection amd cyrix harris ibm idt iit intel motorola nec sgs sgs-thomson siemens ST signetics mhs ti texas instruments ulsi hp umc weitek zilog 4004 4040 8008 808x 8085 8088 8086 80188 80186 80286 286 80386 386 i386 Am386 386sx 386dx 486 i486 586 486sx 486dx overdrive 80187 80287 387 487 pentium 586 5x86 386dlc 386slc 486dx2 mmx ppro pentium-pro pro athlon duron z80 sparc alpha dec dirk oppelt
home
1991: LSI Logic
  week 16, 1991: LSI Logic SPARC L64811GC-40S
  week 19, 1991: LSI Logic SPARC S1C0010 100-2921-01
» LSI Logic overview
» all chips made in 1991
 
LSI Logic SPARC L64811GC-40S
LSI Logic SPARC L64811GC-40S Top Side
L64811GC-40S
SPARC IU
C32765.20
NAC 9116
4A9802 PQ FW DJA
LSI Logic SPARC L64811GC-40S Back Side
A SPARC Integer Unit from a Sun SPARCstation 2 (4/75) 'Calvin'. The SS2's CPU (like in all older SPARC systems) consists of three separate parts, an Integer Unit (IU), a Floating-Point Unit (FPU) and cache memory (high speed local memory for the IU). SPARC V7 architecture. For more information on SS2 systems please refer to the SPARCstation 2 Field Service Manual
 
add comment
Core Frequency:40 MHz
Board Frequency:40 MHz
Introduced:1990
Manufactured:week 16/1991
Package Type:Ceramic
PGA-207
top of page
LSI Logic SPARC S1C0010 100-2921-01
LSI Logic SPARC S1C0010 100-2921-01 Top Side
S1C0010 PF FPA
100-2921-01
WG17743P
NNR 9119
GERMANY
A SPARC IU (Integer Unit) from my SPARCstation IPC 'Phoenix'. SPARC V7 architecture.
 
add comment
Core Frequency:25 MHz
Board Frequency:25 MHz
Data bus (ext.):32 Bit
Address bus:32 Bit
Introduced:1990
Manufactured:week 19/1991
Made in:Germany
L1 Cache:64 KB
Package Type:Plastic
PQFP-160
top of page